In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Previously Presented) A method of exporting from a data
- 2 processor emulation information including emulation control
- 3 information and emulation data, comprising:
- 4 arranging the emulation information into fixed length
- 5 information blocks;
- 6 outputting a sequence of the information blocks from the data
- 7 processor via a plurality of terminals of the data processor;
- 8 said arranging step including providing some of the
- 9 information blocks of the sequence with relative proportions of
- 10 emulation control information and emulation data that differ from
- 11 the relative proportions of emulation control information and
- 12 emulation data in other blocks of the sequence;
- 13 storing comparison data;
- 14 comparing respective sections of emulation data with the
- 15 stored comparison data; and
- 16 wherein the emulation control information in one of the
- 17 information blocks includes a compression map indicative of whether
- 18 the sections of the emulation data match the stored comparison
- 19 data.

2 to 4. (Canceled)

- 1 5. (Previously Presented) A method of exporting from a data
- 2 processor emulation information including emulation control
- 3 information and emulation data, comprising:
- 4 arranging the emulation information into fixed length
- 5 information blocks, the emulation data in one of the information
- 6 blocks includes bits indicating whether the data processor

7 performed data processing operations during a corresponding clock 8 cycle;

outputting a sequence of the information blocks from the data processor via a plurality of terminals of the data processor; and

said arranging step including providing some of the

12 information blocks of the sequence with relative proportions of

13 emulation control information and emulation data that differ from

the relative proportions of emulation control information and

15 emulation data in other blocks of the sequence.

6 to 12. (Canceled)

9

10 11

14

5

6

7

8

9

10

11

12

13

14

1516

1718

- 1 13. (Previously Presented) An integrated circuit device, 2 comprising:
- a data processing portion for performing data processing operations;

an emulation information collector coupled to said data processing portion for receiving emulation data therefrom, said collector operable for arranging the emulation data and associated emulation control information into fixed length information blocks;

a plurality of terminals coupled to said collector for permitting said collector to communicate with an emulation controller located externally of said integrated circuit device;

said collector operable for providing to said terminals a sequence of said information blocks to be output to the emulation controller, said collector further operable for providing some of the information blocks of the sequence with relative proportions of emulation control information and emulation data that differ from the relative proportions of emulation control information and emulation data in other blocks of the sequence;

19 a comparison data register storing comparison data;

a comparitor connected to said comparison data register and receiving emulation data generating an indication of a match 22 between corresponding sections of said comparison data and said

23 emulation data; and

24 wherein the emulation control information in one of the

25 information blocks includes a compression map indicative of whether

26 the sections of the emulation data match the stored comparison

27 data.

3

4

5

6 7

8

9

10

11

12

13

14

15

16

17

1819

20

21

22

14 to 16. (Canceled)

1 17. (Currently Amended) An integrated circuit device of comprising:

a data processing portion for performing data processing operations;

an emulation information collector coupled to said data processing portion for receiving emulati on data therefrom, said collector operable for arranging the emulation data and associated emulation control information into fixed length information blocks, the emulation data in one of the information blocks includes bits indicating whether the data processor processing portion performed data processing operations during a corresponding clock cycle;

a plurality of terminals coupled to said collector for permitting said collector to communicate with an emulation controller located externally of said integrated circuit device; and

said collector operable for providing to said terminals a sequence of said information blocks to be output to the emulation controller, said collector further operable for providing some of the information blocks of the sequencewith relative proportions of emulation control information and emulation data that differ from the relative proportions of emulation control information and emulation data in other blocks of the sequence.

18 to 27. (Canceled)